2Gb: x16, x32 Mobile LPDDR2 SDRAM S4
Features
Table 51:
Table 52:
Table 53:
Table 54:
Table 55:
Table 56:
Table 57:
Table 58:
Table 59:
Table 60:
Table 61:
Table 62:
Table 63:
Table 64:
Table 65:
Table 66:
Table 67:
Table 68:
Table 69:
Table 70:
Table 71:
Table 72:
Table 73:
Table 74:
Table 75:
Table 76:
Table 77:
Table 78:
Table 79:
Table 80:
Table 81:
Table 82:
Table 83:
Table 84:
Table 85:
Table 86:
Table 87:
Table 88:
Table 89:
Table 90:
Table 91:
Table 92:
Table 93:
Table 94:
Table 95:
Table 96:
Current State Bank n to Command to Bank n Truth Table ................................................................ 107
Current State Bank n to Command to Bank m Truth Table ............................................................... 109
DM Truth Table .............................................................................................................................. 112
Absolute Maximum DC Ratings ...................................................................................................... 113
Input/Output Capacitance ............................................................................................................. 113
Switching for CA Input Signals ........................................................................................................ 114
Switching for I DD4R ......................................................................................................................... 115
Switching for I DD4W ........................................................................................................................ 115
I DD Specification Parameters and Operating Conditions .................................................................. 115
Recommended DC Operating Conditions ....................................................................................... 117
Input Leakage Current ................................................................................................................... 118
Operating Temperature Range ........................................................................................................ 118
Single-Ended AC and DC Input Levels for CA and CS# Inputs ........................................................... 119
Single-Ended AC and DC Input Levels for CKE ................................................................................ 119
Single-Ended AC and DC Input Levels for DQ and DM ..................................................................... 119
Differential AC and DC Input Levels ................................................................................................ 123
CK/CK# and DQS/DQS# Time Requirements Before Ringback ( t DVAC) ............................................ 124
Single-Ended Levels for CK, CK#, DQS, DQS# .................................................................................. 125
Crosspoint Voltage for Differential Input Signals (CK, CK#, DQS, DQS#) ........................................... 126
Differential Input Slew Rate Definition ............................................................................................ 127
Single-Ended AC and DC Output Levels .......................................................................................... 127
Differential AC and DC Output Levels ............................................................................................. 128
Single-Ended Output Slew Rate Definition ...................................................................................... 128
Single-Ended Output Slew Rate ...................................................................................................... 128
Differential Output Slew Rate Definition ......................................................................................... 129
Differential Output Slew Rate ......................................................................................................... 129
AC Overshoot/Undershoot Specification ......................................................................................... 130
Output Driver DC Electrical Characteristics with ZQ Calibration ...................................................... 132
Output Driver Sensitivity Definition ................................................................................................ 133
Output Driver Temperature and Voltage Sensitivity ......................................................................... 133
Output Driver DC Electrical Characteristics Without ZQ Calibration ................................................ 133
I-V Curves ..................................................................................................................................... 134
Definitions and Calculations .......................................................................................................... 137
t CK(abs), t CH(abs), and t CL(abs) Definitions ................................................................................... 138
Refresh Requirement Parameters (Per Density) ............................................................................... 141
AC Timing ..................................................................................................................................... 142
CA and CS# Setup and Hold Base Values (>400 MHz, 1 V/ns Slew Rate) ............................................ 150
CA and CS# Setup and Hold Base Values (<400 MHz, 1 V/ns Slew Rate) ............................................ 150
Derating Values for AC/DC-Based t IS/ t IH (AC220) ........................................................................... 150
Derating Values for AC/DC-Based t IS/ t IH (AC300) ........................................................................... 151
Required Time for Valid Transition – t VAC > V IH(AC) and < V IL(AC) ....................................................... 151
Data Setup and Hold Base Values (>400 MHz, 1 V/ns Slew Rate) ....................................................... 156
Data Setup and Hold Base Values (<400 MHz, 1 V/ns Slew Rate) ....................................................... 157
Derating Values for AC/DC-Based t DS/ t DH (AC220) ........................................................................ 157
Derating Values for AC/DC-Based t DS/ t DH (AC300) ........................................................................ 157
Required Time for Valid Transition – t VAC > V IH(AC) or < V IL(AC) ......................................................... 158
PDF: 09005aef83f3f2eb
2gb_mobile_lpddr2_s4_g69a.pdf – Rev. N 3/12 EN
10
Micron Technology, Inc. reserves the right to change products or specifications without notice.
2010 Micron Technology, Inc. All rights reserved.
相关PDF资料
MT45W1MW16BDGB-708 AT IC PSRAM 16MBIT 104MHZ 54VFBGA
MT48H32M16LFB4-75B IT:C IC SDRAM 512MB 54VFBGA
MT48H8M16LFB4-75 IT:K TR IC SDRAM 128MBIT 133MHZ 54VFBGA
MTC100-JA2-P34 CONTACT INSERT PIN
MX841BE IC CONVERTER WHITE LED 8-SOIC
MXHV9910BTR IC LED DRIVER HIGH BRIGHT 8-SOIC
MXN12FB12F MOTOR BRUSHED DC 12V 2922RPM
MXN13FB08B1 MOTOR BRUSHED DC 8V 4714RPM
相关代理商/技术参数
MT42L256M32D4KP-MS 制造商:Micron Technology Inc 功能描述:256MX32 LPDDR2 PLASTIC IND TEMP GREEN WFBGA 1.2V - Bulk